3 ms·

VHDL for designing a new chip.