2 ms·

I was half expecting someone to model this in VHDL and to synthesize it in a FPGA to get the answer to part 2