5 ms·

I'm guessing the instruction pipeline gets packed, so 4-5x more than 3 cyles.

• nly 3y ago
  If all you care about is throughput, that's what you want