4 ms·

I am currently implementing(verilog) a 32bit L2 cache for one of my projects. So yea.. my YC presence has been pretty minimal.