My point is that this is a uarch decision rather than something fundamental to RISC-V itself. If you want high performance, that idea doesn’t hold. This is lik

My point is that this is a uarch decision rather than something fundamental to RISC-V itself. If you want high performance, that idea doesn’t hold. This is like arguing that RISC-V doesn’t need advanced branch predictors because MCUs done need them.