3 ms·> including flag register bits RISC-V doesn't have those. Compare+branch is a single instruction.by duskwuff 3y ago> including flag register bits RISC-V doesn't have those. Compare+branch is a single instruction.