3 ms·
> It uses TSMC’s 6 nm process, which won’t provide the performance and power savings that the cutting edge 5 nm process would. In prior generations, AMD fabbed
by mastax 3y ago
> It uses TSMC’s 6 nm process, which won’t provide the performance and power savings that the cutting edge 5 nm process would. In prior generations, AMD fabbed x60 and x600 series cards on the same cutting edge node as their higher end counterparts, and used the same architecture too. However, they clearly felt a sharp need to save costs with this generation, compromising the RX 7600 a bit more than would be expected for a midrange GPU.
It's also so they only need to design one memory controller for 6nm. I believe I remember this corroborated from an AMD engineer interview around the 7900XTX launch. Memory controllers aren't just logic that can be "compiled" to whatever target node. They have specific electrical requirements that take substantial design work. For this generation AMD has a 6nm memory controller that they use both in this 6nm monolithic design and in their 6nm memory controller chiplets on the larger designs.
- rowanG077 3y agoIt's rf circuitry at the chip boundary. It isn't like the high-level digital code like Verilog/VHDL which is relatively straightforward to port. The people who do that are the true gurus honestly.