4 ms·

AMD's EPYC Rome Chips Crash After 1,044 Days of Uptime

• ftxbro 3y ago
  > "The TSC ticks at 2800 MHz, and 2800 * 10*6 * 1042.5 days almost equals 0x380000000000000, which has too many zeros not to be a coincidence."" i think they said that wrong