3 ms·
I note that SIMDe doesn't have RISC-V vector support yet (but it does support Loongson LoongArch): https://github.com/simd-everywhere/simde/ https://github.com
by pabs3 3y ago
I note that SIMDe doesn't have RISC-V vector support yet (but it does support Loongson LoongArch):
https://github.com/simd-everywhere/simde/ https://github.com/simd-everywhere/simde/
There are still a ton of things to do to get the Debian riscv64 port going too:
https://wiki.debian.org/PortsDocs/New https://wiki.debian.org/PortsDocs/New
https://wiki.debian.org/Ports/riscv64 https://wiki.debian.org/Ports/riscv64
- camel-cdr 3y agoThis is probably, because rvv intrinsics aren't ratified yet and not well supported by compilers yet. But there is some progress in the regard of emulating fixed size SIMD with rvv: https://github.com/riscv-non-isa/rvv-intrinsic-doc/issues/176 https://github.com/riscv-non-isa/rvv-intrinsic-doc/issues/17...