2 ms·

L2 is unified on all CPUs I'm aware of. Only L1 is split between instructions and data.

• justsomehnguy 3y ago
  Guess I got L1/L2 messed up with L3 (don't drink and comment, kids). But I found out what Itanium 2 did had a split L2 cache.