Tried using such code generation for simple things in VHDL. It looked like VHDL, but failed badly. Maybe for more popular languages with more training Dara it w

Tried using such code generation for simple things in VHDL. It looked like VHDL, but failed badly. Maybe for more popular languages with more training Dara it works better.