6 ms·
Density isn't the only issue - power usage is also a contributing factor. Because SRAM uses more transistors per bit, leakage of the transistors in large array
by bcrl 3y ago
Density isn't the only issue - power usage is also a contributing factor. Because SRAM uses more transistors per bit, leakage of the transistors in large arrays is a significant source of power draw. In DRAM leakage of the single transistor per cell can be compensated for by adjusting the refresh rate.
MRAM and other persistent memory technologies might be used someday, but there's a lot of R&D work to get them to the same level of price and performance as DRAM. It's sad that Intel gave up prematurely (imho) on Optane.
- RicardoLuis0 3y agoand it's not like SRAM isn't used in modern computers -- it's baked directly into the silicon of your CPU to serve as register banks and cache
- jjoonathan 3y agoAh, that makes sense! It's too bad that CMOS becomes leaky at small sizes. Yeah, too bad about Optane, but CXL gives me hope that the next decade will bring more action in this space.