3 ms·
I'd guess they're referring to ordinary reads/writes having acquire/release semantics on x86 and relaxed on ARM.
by CodesInChaos 4y ago
I'd guess they're referring to ordinary reads/writes having acquire/release semantics on x86 and relaxed on ARM.