SystemVerilog or a modern language like Chisel/HardCaml is the way to go. Combine SV with a good linter and you can avoid most of the silly bugs the language l

SystemVerilog or a modern language like Chisel/HardCaml is the way to go. Combine SV with a good linter and you can avoid most of the silly bugs the language lets you do.