Maybe you have this project confused with another one? This is an ordinary exposed-pipeline VLIW machine with a novel “temporal addressing” scheme rather than n

Maybe you have this project confused with another one? This is an ordinary exposed-pipeline VLIW machine with a novel “temporal addressing” scheme rather than named registers. There’s no mention of reversible computation.