Some chipsets can have the main cores operating in non DFS channels while one of the cores performs the CAC and only move into DFS ISM after (they implement wha

Some chipsets can have the main cores operating in non DFS channels while one of the cores performs the CAC and only move into DFS ISM after (they implement what's called zero-wait DFS)