slightly faster clock owing to the process shrink, and some changes to the bus. They doubled the cache by having a 256 byte cache for instruction and data separ

slightly faster clock owing to the process shrink, and some changes to the bus. They doubled the cache by having a 256 byte cache for instruction and data separately. Instead of a unified 256 byte cache. Kind of a poor showing given they were released 3 years apart.