2 ms·
> RISC-V's compressed instruction (RVC) extension is intended as an add-on Doesn’t it make this… an IISC? Increased instruction set? Asking for a friend
by tomcam 4y ago
> RISC-V's compressed instruction (RVC) extension is intended as an add-on
Doesn’t it make this… an IISC? Increased instruction set? Asking for a friend
- znwu 4y agoRISC no longer has the clear border as it had 30 years ago. Nowadays RISC just means an ISA has most of the following points: 1. Load/Store architecture 2. Fixed-length instructions or few length variations. 3. Highly uniform instruction encoding. 4. Mostly single-operation instructions. These four points all have direct benefits on hardware design. And compressed ISA like RVC and Thumb checks them all. On the contrary, "fewer instruction types", "orthognoal instructions" never had any real benefit beyond perceptual aesthetics, so as a result they are long abandoned.