Is this what "formal verification" is? That seems very hard for software that accepts arbitrary input. I understand formal verification, a bit, in terms of FP

Is this what "formal verification" is? That seems very hard for software that accepts arbitrary input. I understand formal verification, a bit, in terms of FPGA design, but not software.