5 ms·
Perhaps they need to use old (lower density) NAND chip for lower capacity model, because fewer chips means less parallelism, thus low performance.
by fomine3 4y ago
Perhaps they need to use old (lower density) NAND chip for lower capacity model, because fewer chips means less parallelism, thus low performance.