I has been a while since I wrote a DRAM controller. But it's all about managing latencies. To achieve maximum throughput the controller needs to issue the opera

I has been a while since I wrote a DRAM controller. But it's all about managing latencies. To achieve maximum throughput the controller needs to issue the operation in a specific order, different for each workload. DRAM have self refresh mode.