2 ms·You could add MIPS, later RISC-V ; and RISC later ARM :)by f1shy 4y agoYou could add MIPS, later RISC-V ; and RISC later ARM :)