in fairness, they did say in the article that the 3nm configuration has 1.6x the feature density of their 5nm configuration, which is arguably a more complete m

in fairness, they did say in the article that the 3nm configuration has 1.6x the feature density of their 5nm configuration, which is arguably a more complete metric than transistor packing.