ARMv6 (and higher) does have a physically tagged cache. Another thing that helps with avoiding cache flushes on context switches is the presence of a pid bit i

ARMv6 (and higher) does have a physically tagged cache. Another thing that helps with avoiding cache flushes on context switches is the presence of a pid bit in the page table.