4 ms·Among other things - larger caches, more instructions, more cores and more busses in between them.by MasterIdiot 4y agoAmong other things - larger caches, more instructions, more cores and more busses in between them.