While there are atomic instructions, they usually require memory barriers to ensure modern CPUs order the instructions properly to get the desired behavior. Thi

While there are atomic instructions, they usually require memory barriers to ensure modern CPUs order the instructions properly to get the desired behavior. This can have a negative effect on overall performance if these atomic ops are hit in hot spot.