3 ms·Verilog is an unplanned emergent hack... If you want regularity, use VHDL.by xyzzy21 5y agoVerilog is an unplanned emergent hack... If you want regularity, use VHDL.