4 ms·
From source: === Note that it is actually possible to eliminate this interrupt as well. The PIO and DMA could push pixels out automatically without any CPU int
by blacklion 5y ago
From source:
===
Note that it is actually possible to eliminate this interrupt as well. The PIO and DMA could push pixels out automatically without any CPU intervention. However, I am not doing it here, because precise Vsync interrupts are quite useful. I could switch framebuffers here without any tearing effects. This is also critical to implement FRC for greyscales.
===