3 ms·

Strictly 4 bits. For the Morello prototype architecture with full CHERI, it’s 1 bit for each 16 bytes region. (capability valid bit)

• saagarjha 5y ago
  Of course, CHERI faces very different challenges than MTE does ;)