3 ms·

You can pretty well represent low-level netlists in Verilog. EDIF is big and complex and there are different only partially compatible versions in parallel use

by Rochus 5y ago

You can pretty well represent low-level netlists in Verilog. EDIF is big and complex and there are different only partially compatible versions in parallel use.