3 ms·
Is it possible to do this trick in a FPGA?
by chj 5y ago
Is it possible to do this trick in a FPGA?
- vitiral 5y agoI would certainly hope so. FPGAs are also asynchronous (clock signals are optional, you can do pure discrete logic)
loading thread…