You need to scale the DRAM channels with the number of cores; you can't just pack more and more cores into one die without adding DRAM width. Yes, you then run

You need to scale the DRAM channels with the number of cores; you can't just pack more and more cores into one die without adding DRAM width. Yes, you then run into physical limitations, and that's kind of the point I'm trying to make here :)