2 ms·
For convenience: * PMP Enhancements for memory access and execution prevention on Machine mode (Smepmp) * RISC-V Base Cache Management Oper
by Pet_Ant 5y ago
For convenience:
* PMP Enhancements for memory access and execution prevention on Machine mode (Smepmp)
* RISC-V Base Cache Management Operation ISA Extensions
* RISC-V Bit-Manipulation ISA-extensions
* RISC-V Count Overflow and Mode-Based Filtering Extension
* RISC-V Cryptography Extensions Volume I: Scalar & Entropy Source Instructions
* RISC-V State Enable Extension
* RISC-V "stimecmp / vstimecmp" Extension
* RISC-V Vector Extension
* The RISC-V Instruction Set Manual Volume II: Privileged Architecture
* "Zfh" and "Zfhmin" Standard Extensions for Half-Precision Floating-Point
* "Zfinx", "Zdinx", "Zhinx", "Zhinxmin": Standard Extensions for Floating-Point in Integer Registers