3 ms·
these were separate CPUs each with an L2 on the same die - we had a cache-line wide bus directly across the die
by Taniwha 5y ago
these were separate CPUs each with an L2 on the same die - we had a cache-line wide bus directly across the die
loading thread…