3 ms·RISC-V vector instructions are not tied to register size.by f00zz 5y agoRISC-V vector instructions are not tied to register size.