3 ms·I think the obvious difference is design intent.by FPGAhacker 5y agoI think the obvious difference is design intent.