I think the most interesting thing about this is combining a 7nm process for the vast L3 cache expansion with presumably 3-5nm processes. Cheap silicon enhancin

I think the most interesting thing about this is combining a 7nm process for the vast L3 cache expansion with presumably 3-5nm processes. Cheap silicon enhancing expensive silicon with high-bandwidth interconnects.