I was about to post with "how is this different from the various other vhdl / verilog risc v implementations", but saw the incredibly detailed datasheet. That a

I was about to post with "how is this different from the various other vhdl / verilog risc v implementations", but saw the incredibly detailed datasheet. That alone is very impressive.