4 ms·
Verilog has a conditional operator ?: condition ? value_if_true : value_if_false It is used quite extensively in ASIC design.
by KSS42 6y ago
Verilog has a conditional operator ?:
condition ? value_if_true : value_if_false
It is used quite extensively in ASIC design.
- bluedino 6y agoAs does C, Ruby...