3 ms·
I’m curious how much Microsoft’s x86 compatibility layer is able to take advantage of the M1's unique (for an ARM chip) ability to do x86-style total store orde
by mortenjorck 6y ago
I’m curious how much Microsoft’s x86 compatibility layer is able to take advantage of the M1's unique (for an ARM chip) ability to do x86-style total store ordering (https://www.reddit.com/r/hardware/comments/i0mido/apple_silicon_has_a_runtime_toggle_for_tso_to/ https://www.reddit.com/r/hardware/comments/i0mido/apple_sili...), or if it’s something that Microsoft or virtualization vendors could optimize for.
- eyelidlessness 6y agoI would suspect the current solution is roughly comparable to the built in Windows performance minus the general hypervisor penalty. But it’s certainly something that could be exposed at the API level and optimized in the future. I’d be really curious to see if Microsoft would let Apple show them up on relative emulation performance. In the old days I’d assume no way... now I kinda think they’d jump at the opportunity to let Apple be their flagship reference hardware.