4 ms·
The constraint absolutely was not that, it was that they don't want to have an instruction that can load more than two cache lines worth of data, or that can wr
by Tuna-Fish 6y ago
The constraint absolutely was not that, it was that they don't want to have an instruction that can load more than two cache lines worth of data, or that can write to more than two registers.