Synchronizing clock domains is already an issue. More commonly a problem in FPGAs (larger dies, more buffering & switching, so slower clock traversal across a l

Synchronizing clock domains is already an issue. More commonly a problem in FPGAs (larger dies, more buffering & switching, so slower clock traversal across a larger distance), but it definitely has to be accounted for in CPU design.