> Entire memory bus as in entire access to any kind of shared memory (shared CPU caches, RAM, ...)? I guess this is the only solution for Intel (apart from an

> Entire memory bus as in entire access to any kind of shared memory (shared CPU caches, RAM, ...)? I guess this is the only solution for Intel (apart from an hardware fix) as one core doesn't have control over the loads of another core.