OK, I understand. You were talking about the specific performance regression of the shared register file in single instructions streams that try to combine bot

OK, I understand. You were talking about the specific performance regression of the shared register file in single instructions streams that try to combine both FPU architectures. Yeah, I agree. I got the idea you were arguing against the idea of CPUs supporting x87 code at all.