Lol yeah, my current FPGA project has been on ice for four weeks now while I figure out the Verilog preprocessor features that I really, really need before I co

Lol yeah, my current FPGA project has been on ice for four weeks now while I figure out the Verilog preprocessor features that I really, really need before I continue... ¯\_(ツ)_/¯