VHDL is close. If you define nextstate logic (logic expression that determines next state based on current state and current input) and nextstate latch (that tr

VHDL is close. If you define nextstate logic (logic expression that determines next state based on current state and current input) and nextstate latch (that transfers calculated next state to current state register) it gets recognized as finite state machine and optimized by the synthetizer.