2 ms·That's likely how SystemVerilog came into being.by Rochus 7y agoThat's likely how SystemVerilog came into being.