4 ms·
I don't think this will happen. I believe (but do not know) that a RISC emulation of a CISC processor is much harder than the reverse. If AMD had died and Inte
by csdreamer7 7y ago
I don't think this will happen. I believe (but do not know) that a RISC emulation of a CISC processor is much harder than the reverse.
If AMD had died and Intel's top of the line enthusiast CPU was a 10 core; I wouldn't blame Apple. They would be leaving a lot of performance on the table that they could get from TSMC.
AMD has made the x86 space much more competitive and likely saved x86 in the long run in the server space. Same with gaming enthusiasts. Some of them dual boot to use Windows software/games while keeping the mac in that creative space. It would just be much easier to source AMD parts. Especially since both of them use TSMC.
It is a lot of software effort at a time when the quality control of Catalina is buggy mess. A lot of software work to emulate and optimize a new CPU. I am seeing, at least youtubers, consider other platforms. Snazzy labs recently moved to Linux because they couldn't afford a Mac Pro, risk a Hackintosh, or use Windows 10 because their 10 gig networking didn't work well on Win10.
https://www.youtube.com/watch?v=P2dACq3F_W4 https://www.youtube.com/watch?v=P2dACq3F_W4
If Apple does switch over they better have the CPU horsepower to justify it. Their brand new Mac Pro is only 18 cores and AMD's 3000 16 core can match it on Windows. AMD is very strong right now and Intel has had fire lit under them for the past year that may cause them to respond soon.
- saagarjha 7y ago> I believe (but do not know) that a RISC emulation of a CISC processor is much harder than the reverse. Not hugely.
- hajile 7y agoIt's easier to emulate CISC with RISC than the other way around. CISC instructions break down into RISC instructions but detecting which RISC instructions can be added together into a complex CISC instruction is much harder (though I'd note that RISCV attempts to fuse certain instructions as an optional optimization).