Branch delay slots on MIPS come about because the instruction decoder already has the next instruction ready by the time the conditional runs. The architecture

Branch delay slots on MIPS come about because the instruction decoder already has the next instruction ready by the time the conditional runs. The architecture decides to unconditionally run this instruction instead of potentially throwing it away due to the results of the branch.