3 ms·
I don't see why not. If you define an FPGA as taking a bitstream configuration input, then you'd have to write (in Verilog) an engine to interpret that input a
by tlb 7y ago
I don't see why not.
If you define an FPGA as taking a bitstream configuration input, then you'd have to write (in Verilog) an engine to interpret that input and configure some LUTs and routing switches. Routing switches are efficiently implemented in an FPGA, but emulating one might require hundreds of other switches. So it's going to be very inefficient.
- peter_d_sherman 7y agoInteresting! I ask the question from a theoretical standpoint only. Yes, it would be slow if it was done, no question about that! But maybe it could find use as a way of testing/validating a correct HDL FPGA design before manufacturing actual hardware...
- banjo_milkman 7y agoMany ASICs are tested as 'soft' designs on FPGAs before becoming ASICs, which is essentially the same idea. It is a lot faster than verilog simulators.